- Employment
- full time
Employer job description
From NXP Semiconductors's posting. “We” and “our” refer to the employer.
We are seeking an experienced DFT Engineer (7–12 years) with strong hands-on expertise in Scan Insertion, ATPG, and Gate-Level Simulation (GLS) for complex SoC designs. The candidate will be responsible for implementing and verifying scan architectures, performing scan insertion, generating and analyzing ATPG patterns for stuck-at and transition faults, and executing GLS with and without SDF for DFT validation.
The role requires close collaboration with RTL, physical design, and test teams to ensure high fault coverage, clean DFT signoff, and timely tape-out support. Proficiency with industry-standard DFT tools (Mentor/Siemens Tessent, Synopsys, or Cadence), solid Verilog/SystemVerilog skills, and the ability to debug DFT and GLS issues independently are essential. Prior experience supporting pre- and post-silicon activities is a plus.
More information about NXP in India...
About this listing
LAYIQ is an independent job-discovery service. This listing does not imply a partnership with or endorsement by the employer. Review the original posting for current details and availability.
Employer posted:
Listing check
- Employer posted
- · 120 days ago
- Status
- Listed as a current opening
- Apply goes to
- Workday, the employer's hiring system
Posted over three months ago. Hiring can take months, so age alone is not a warning. If you are unsure, check the employer's careers page.
How to spot a ghost jobGhost Job Checker: check another job link
The checker shows whether the employer still lists a job.